I am interested in the BeagleV-Fire FPGA development board and would like to clarify one technical detail before proceeding.
Could you please confirm whether the board provides additional general-purpose I/O (GPIO) pins for user applications beyond the predefined interfaces such as SERDES and other fixed functions? If so, how many GPIOs are accessible to the user and through which connectors or headers they are exposed.
It would also be helpful if you could share any documentation (pinout diagram, schematic, or pin description) that clearly indicates these user-accessible GPIO pins.
Please note that my question is purely technical and not related to pricing.
