I just started to learn FPGA. I have a question about it. I wrote a dynamic display digital tube program in HDML. The compilation and burning into the FPGA development version were successful, but there was no correct simulation result when performing waveform simulation, as shown in the figure below.
(The original clock signal has been turned off in the program)
