We use cookies to provide our visitors with an optimal site experience. View our privacy notice and cookie notice to learn more about how we use cookies and how to manage your settings. By proceeding on our website you consent to the use of cookies.
Hi, I used your instructions to build an image for De0 Nano Soc Kit, and it works well.
However, the uboot-with-spl.sfp, while it works to boot to Linux, does not manage the loading of FPGA *.rbf file.
If I have an FPGA file I want to load on boot, the “normal” approach from Intel/Altera as recommended by the GSRD releases is to use their SoCEDS tools to generae a makepimage.bin for the SPL and build Uboot from their local tar of an old/Altera modded uboot. I want to use the latest U-boot, but these modifications to allow FPGA loading (including the FPGA handoff code/etc) does not appear to be in your patches.
Is this possible on the latest U-boot, or do I need to revert to the older Altera/Intel toolchain?
@petesmudge, sadly today we still have to use the older Altera/Intel toolchain. Patches have been posted to the u-boot mailing list, but last i checked they haven’t been fully integrated yet. So we are getting “very” close to FPGA loading on mainline u-boot…
Thanks for the reply - I would be very interested to see this become available, as it would make maintaining the codebase more optimal if I can just patch settings changed by the FPGA to my u-Boot tree and build it all in uBoot without having to do a full SoCEDS install and manual/GUI based steps.
Hello Robert! First of all, thank you so much for this article - it really helped and saved a lot of time. I used it to create Linux image for our De0-Nano-based hardware, and Linux part was launched and is working without any problem - everything just fine.
My question is the same as the Pete’s… how can we init FPGA with custom RBF-configuration on a u-boot stage now? As far as I figured out Intel/Altera’s codebase is a bit behind u-boot’s “trunk”. Anyway, could you please point me how to make our new U-boot/Linux system and FPGA behave like friends? Pete had mentioned about Altera’s toolchain but I’m really new to this topic and need a huge kick in a right direction.
@RobertCNelson, I tried both your images but it seems something is not correct when writing to SD card.
I have tried different SD card and with that one I can’t see any log on console.
Created a new DOS disklabel with disk identifier 0x681993a3.
/dev/sdb1: Created a new partition 1 of type ‘Unknown’ and of size 1 MiB.
/dev/sdb2: Created a new partition 2 of type ‘Linux’ and of size 3.7 GiB.
/dev/sdb3: Done.
New situation:
Disklabel type: dos
Disk identifier: 0x681993a3
Device Boot Start End Sectors Size Id Type
/dev/sdb1 2048 4095 2048 1M a2 unknown
/dev/sdb2 * 4096 7626751 7622656 3.7G 83 Linux
The partition table has been altered.
Calling ioctl() to re-read partition table.
Syncing disks.
nws@ubuntu:~/Documents$ sudo dd if=./altera/rcn/u-boot-2019.01-with-spl.sfp of=${DISK}1
1606+1 records in
1606+1 records out
822649 bytes (823 kB, 803 KiB) copied, 0.913883 s, 900 kB/s
And then I take SD card out of USB card reader and insert in the SD card slot of DE0-Nano-SoC kit
Thanks for testing @ankurt, this is starting to look like a hardware change introduced in Rev D boards. What images currently work for you? I’ve started digging thru terasic’s docs: downloads
Edit, i don’t see any changes to the memory interface or the modules utilized.